Roll No.:....

328654(28)

B. E. (Sixth Semester) Examination April-May 2021

(New Scheme)

(Et&T Branch)

VLSI DESIGN

Time Allowed: Three hours

Maximum Marks: 80

Minimum Pass Marks: 28

Note: Attempt all questions. Part (a) of each question is compulsory, which is of 2 marks. Attempt any two parts from (b), (c) and (d) each is of 7 marks. Assume suitable data wherever necessary. Draw the diagram to support your answer if required.

Unit-I

1. (a) What is Moore's law?

2

	(b)	Consider an n-channel MOS system that is characterized by $x_{ox} = 100 \text{ Å}$ and Na = $10^{15}/\text{cm}^3$.			(c)	Explain the basic sequence of processes to fabricate <i>n</i> -well CMOS inverter.
		An n-type poly gate is used with $N_{d, poly} = 10^{19}/cm^3$. The fixed oxide charge is approximated as $Q_f = q (10^{11}) c/cm^2$ and is the dominant oxide charge term, and the acceptor ion implant dose is			(d)	Write the MOSIS Lamda (λ) based layout design rules for active area, polysilicon, metal and contacts.
		assumed to be $D_I \approx 2 \times 10^{12} / \text{cm}^2$. Determine the threshold voltage.	7	3,		Unit-III Write the difference between stick diagram &
	(c)	Explain the term switching intervals and derive an expression for fall time (t_f) in CMOS inverters.	7			layout representation of the circuit. Draw the pass transistor based circuit diagram &
	(d)	Draw the complete VLSI Design flow for programmable logic devices and Application				layout for 4: 1 multiplexer.
		Specific Integrated Circuits (ASIC).	7			Draw the circuit diagram for 6 T SRAM & explain the read and write operations.
2	lene.	White the sixtic area (CF)			(d)	Draw the CMOS layout of J-K flip-flop.
Z.	(a)	Write the significance of Euler graph to draw stick diagram or layout for any complex logic circuit.	2	4		Unit-IV Table 1 Victor VIIII / month of the control VIII / month of the control VII
	(b)	Describe photolithography process for VLSI circuits and role of positive & negative photoresist		4.		Write the critical difference between Concurrent & Sequential Assignment Statements.
		to draw various patterns.	7		(I-)	Canaldan the Continuous (

7

2

		(2, 3, 4, 6, 7). Show how it can be realized using	
		2, two input LUT's only.	7
	(c)	With the use of Generate syntax, write the VHDL	
		code to design 16: 1 multiplexer using 4: 1 multiplexer as a component.	7
	(d)	Explain process statements of VHDL, including	
		general syntax of process, sensitivity list, process	
		declarative items, sequential statements and	
		example.	7
		A	
		Unit-V	
5.	(a)	Define the term test vectors in test bench source	
5.	(a)		2
5.	(a) (b)	Define the term test vectors in test bench source	2
5.		Define the term test vectors in test bench source code.	2
5.		Define the term test vectors in test bench source code. Write a VHDL code of Moore type FSM (Finite	2
5.	(b)	Define the term test vectors in test bench source code. Write a VHDL code of Moore type FSM (Finite State Machine) for serial adder.	7
5.	(b)	Define the term test vectors in test bench source code. Write a VHDL code of Moore type FSM (Finite State Machine) for serial adder. Write a VHDL code to design Mealy FSM (Finite	7